Garret Phillips received a BS in Microelectronic Engineering from Rochester Institute of Technology and an MEng in Electrical Engineering from Cornell University. He is an analog IC design engineer at Intel in Chandler, AZ. Garret's technical interests involve designing against non-ideal processing effects in tomorrow's CMOS technologies. In his spare time, he enjoys home brewing and developing embedded systems.
Main Index |
Author Index |